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Abstract
Historically, the pursuit of efficient inference has been one of the
driving forces behind research into new deep learning architec-
tures and building blocks. Some recent examples include: the
squeeze-and-excitation module [16], depthwise separable convo-
lutions in Xception [4], and the inverted bottleneck in MobileNet
v2 [36]. Notably, in all of these cases, the resulting building
blocks enabled not only higher efficiency, but also higher accu-
racy, and found wide adoption in the field. In this work, we fur-
ther expand the arsenal of efficient building blocks for neural net-
work architectures; but instead of combining standard primitives
(such as convolution), we advocate for the replacement of these
dense primitives with their sparse counterparts. While the idea of
using sparsity to decrease the parameter count is not new [43], the
conventional wisdom is that this reduction in theoretical FLOPs
does not translate into real-world efficiency gains. We aim to cor-
rect this misconception by introducing a family of efficient sparse
kernels for ARM and WebAssembly, which we open-source for
the benefit of the community as part of the XNNPACK [30] li-
brary. Equipped with our efficient implementation of sparse prim-
itives, we show that sparse versions of MobileNet v1, MobileNet
v2 and EfficientNet architectures substantially outperform strong
dense baselines on the efficiency-accuracy curve. On Snapdragon
835 our sparse networks outperform their dense equivalents by
1.3−2.4× – equivalent to approximately one entire generation of
MobileNet-family improvement. We hope that our findings will
facilitate wider adoption of sparsity as a tool for creating efficient
and accurate deep learning architectures.
1 Introduction
Convolutional neural networks (CNNs) have proven to be excel-
lent at solving a diverse range of tasks [2]. Standard network
architectures are used in classification, segmentation, object de-
tection and generation tasks [32, 27, 48]. Given their wide utility,
there has been significant effort to design efficient architectures
that are capable of being run on mobile and other low power de-
vices while still achieving high classification accuracy on bench-
marks such as ImageNet [35]. For example, MobileNets [15, 36]
employ the depthwise separable convolutions introduced by Sifre
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in [37] to significantly reduce resource requirements over previ-
ous architectures. Inference time, FLOPs and parameter counts in
these architectures are dominated by the 1×1 convolutions, which
directly map to matrix-matrix multiplications.
Weight sparsity is generally known to lead [3] to theoretically
smaller and more computationally efficient (in terms of number
of floating-point operations) models, but it is often disregarded as
a practical means of accelerating models because of the miscon-
ception that sparse operations cannot be fast enough to achieve
actual speedups during inference. To address this misconception
and firmly establish sparsity as a tool in the deep learning practi-
tioner’s arsenal, we introduce fast kernels for sparse matrix-dense
matrix multiplication (SpMM) specifically targeted at the accel-
eration of sparse neural networks. The main distinction of our
SpMM kernel from prior art [31, 46] is that we focus on a differ-
ent point in the design space. While prior work focused on ex-
tremely sparse problems (typically >99%, found in scientific and
graph problems), we target the sparsity range of 70-95%, more
common when inducing weight sparsity in neural networks. As a
result our kernels significantly outperform the kernels generated
by the TACO compiler [23] and the Intel MKL [18].
Using these kernels, we demonstrate the effectiveness of
weight sparsity across three generations of MobileNet [15, 36,
41] architectures. Sparsity leads to an improvement of approx-
imately one whole generation in each architecture, with sparse
EfficientNets being significantly more efficient than all previous
models. These models represent a new generation of efficient
CNNs, which reduces inference times by 1.3 − 2.4×, parame-
ter counts by over 2× and number of floating-point operations
(FLOPs) by up to 3× relative to the previous generations.
2 Related Work
Improvements in convolutional network architectures [24, 38, 12,
17], as measured by increased classification accuracy on bench-
mark tasks such as ImageNet [35], have generally been concomi-
tant with increases in model parameter counts, FLOPs and mem-
ory requirements. Recently this evolution has led to networks
found through neural architecture search [51, 34] which can
achieve over 82% top-1 accuracy, but require nearly 25 GFLOPs
for one inference.
Given these prohibitive inference costs, there have been many
lines of work attempting to improve CNN efficiency, which is
often defined as one of three metrics:
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Figure 1: MobileNet v1 and v2 and EfficientNet models. Sparse models: blue (solid), dense models: red (dotted). Sparse models
include the cost of storing the location of non-zeros for sparse tensors as a bitmask converted back into parameter count. That is
every 32 values in the bitmask contributes one “parameter”.
1. Inference speedup on real hardware
2. Theoretical speedup through FLOPs reduction
3. Model size reduction
These axes are neither parallel nor orthogonal. The effect of (3)
and (2) on (1) in particular can be quite complicated and highly
varied depending on the hardware in question.
The MobileNet family of architectures [15, 36] has focused on
improving efficiency by taking advantage of the depthwise sep-
arable convolutions introduced in [37], which can be thought of
as a hand-crafted sparsification of full convolutions with a pre-
defined sparse topology, and which are responsible for the pa-
rameter efficiency of these architectures. MobileNet v1 (MBv1)
used layers of 1 × 1 convolutions followed by depthwise con-
volutions. MobileNet v2 (MBv2) introduced the inverted resid-
ual block which consists of a 1 × 1 convolution expanding the
channel count, a depthwise convolution on the expanded channel
count, and then a 1×1 convolution reducing the parameter count.
Across MobileNet architectures, the depthwise convolutions ac-
count for only a small fraction of the total FLOPs, parameters,
and inference time of these models. In MBv1, they account for
less than 2% of the total FLOPs and in MBv2 less than 3%.
A different line of work attempted to make more efficient
CNNs by directly pruning the weights of full convolutional filters
accompanied by the necessary inference kernels [33, 25]. [33]
was not able to accelerate 1×1 convolutions, [25] did not attempt
it. The latter also required generating a new set of kernels for each
instance of a model, which is often impractical for deployment.
Due to the difficultly of accelerating sparse computation, channel
pruning approaches have been preferred [10, 5, 29, 28, 42, 13].
These approaches prune away entire filters leaving the final model
dense, and function more as an architecture search over channel
counts.
Full Neural Architecture Search has also been applied directly
to architectures resembling MBv2 resulting in MobileNet v3 [40],
FBNet [45], and EfficientNet [41].
Alternatively, factorizations of the 1×1 convolutions have been
considered in ShuffleNet [47] and Learnable Butterfly Factoriza-
tions [6]. ShuffleNet factorizes the weight matrix into a prod-
uct of a permutation matrix and block diagonal matrix. Butterfly
Factorizations factorize the weight matrix into a sequence of per-
mutation matrices and weight matrices with special structure that
can represent many common O(NlogN) transforms such as Fast
Fourier Transforms.
Work in Text-to-Speech (TTS) [22] demonstrated that increas-
ing sparsity and concomitant increase in state size in RNN mod-
els lead to increased model quality for a given non-zero parameter
count. They additionally demonstrated fast block-sparse matrix-
vector (SpMV) multiplication routines necessary for RNN infer-
ence.
3 Methods
To understand how to design the most efficient convolutional
models, we investigate both how to construct and train sparse
MBv1, MBv2 and EfficientNet models and also the performance
of our SpMM kernels.
3.1 Sparsifying Networks
We train on the ImageNet [35] dataset with standard augmen-
tation and report top-1 accuracies on the provided 50k example
validation set. To make the networks sparse we use the gradual
magnitude pruning technique of [49].
We do not prune the first full convolution at the beginning of
all three networks. Its overall contribution to the parameter count,
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Figure 2: Sparse 1x1 Convolution as SpMM. Left: Unstructured sparsity (or block size 1). Right: Output channel block size of 4
FLOP count, and runtime is small and does not warrant intro-
ducing a new sparse operation. Instead, we implement a dense
convolutional kernel which takes as input the image in the stan-
dard HWC layout and outputs the CHW layout consumed by the
sparse operations in the rest of the network. In HWC layout, the
values for different channels corresponding to one spatial loca-
tion are adjacent in memory. In CHW layout, the values of all the
spatial locations for one channel are adjacent in memory.
We also do not prune the squeeze-excitation [16] blocks in Effi-
cientNet as they contribute <1% of the total FLOPs to the dense
model. The last fully-connected layer in all models also con-
tributes insignificantly (<1%) to the total FLOP count, but does
contribute a significant fraction (20-50%) of total parameters, es-
pecially after the rest of the model is pruned. As we are concerned
with maximizing top-1 accuracy for a given runtime, we do not
prune the final layer in MobileNet v1 and v2 as doing so leads to
a small decrease in top-1 accuracy. Standard EfficientNets do not
scale the number of filters in the last convolution by the width of
the model, however we find that when introducing sparsity it is
beneficial to do this; in all sparse EfficientNet models we double
the units from 1280 to 2560. We also find that it is possible to
make the fully-connected layer sparse without loss of accuracy in
EfficientNet, so we do so.
3.2 Kernel Implementation
A diagram of the 1×1 convolution as a SpMM is seen in figure 2.
Our scheme requires activation tensors be stored in CHW format,
in contrast to dense mobile inference libraries [20, 7, 21] which
favor HWC.
There are three key insights enabling the high performance of
our kernels:
1. While the weight matrix is sparse, the activation matrix is
dense. This means that we can perform vector loads from
the activation matrix and process multiple spatial locations
simultaneously.
2. By processing the matrix in the right order we can keep val-
ues that will be randomly accessed in the L1 cache, from
which random access is fast and constant time.
3. When the number of input channels is small enough,
prefetching from the activations can further reduce cache
misses.
Figure 3 shows the memory read and write patterns of a few steps
of the kernel. The figure shows 8 elements being processed to-
gether for visualization but 16 is more natural for the actual im-
plementation as it corresponds to one cache line. The outer loop
is over columns and the inner loop is over rows; this allows each
strip of 16 spatial locations in the activations to remain in the L1
cache until it is no longer needed. In figure 3 steps 1 and 2 prime
the cache, while subsequent steps 3 and 4 load all right hand side
values from the L1 cache.
In addition to the vectorization in the HW dimension, taking
advantage of small amounts of structure in the weight matrix can
offer significant performance boosts by increasing data reuse af-
ter values are loaded into registers. Constraining the sparsity pat-
tern so that multiple output or input channels all share the same
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Figure 3: Visualization of the memory reads and writes of our algorithm. In step 1, we load 8 spatial locations simultaneously for
each of the non-zero weights in the first row of the weight matrix. We also prefetch the values that will be needed for the next set of
columns (shown in same color but hatched). We multiply each scalar weight by its corresponding row, accumulate the results, and
in the end write them out. Step 2 performs the same calculation for the next output channel. After steps 1 and 2, all values for these
spatial locations are in the cache, so future loads in steps 3 and 4 will be fast, despite being random access.
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Figure 4: FLOPs with increasing layer depth. All measurements taken on a Snapdragon (SD) 835. Effective assumes 90% sparse
MBv1 and 85% sparse MBv2 models.
zero/non-zero pattern creates ‘blocks’ in the weight matrix (see
figure 3 right). Blocks in the output channel dimension allow for
more data reuse than blocks in the input channel dimension. Ex-
periments (see figure 5) show that either choice has the same ef-
fect on accuracy, so we implement output channel blocking with
sizes of 2 and 4. Our nomenclature for kernels is to give their spa-
tial vectorization width followed by the output channel block size
– 16x2 means 16 pixels and 2 output channels are processed in
the inner loop.
We implement the ARM kernels in C with NEON intrinsics un-
like current production libraries [20, 7, 21] which rely on expert-
optimized assembly. All the SpMM kernels used in this work are
available as part of XNNPACK [30].
3.3 Library
We will provide a library that can run sparse models trained
with the model pruning library in TensorFlow [1]. This includes
conversion from a dense representation to a Block Compressed
Sparse Row (BCSR)-like representation suitable for inference. In
addition to the high performance 1 × 1 convolutions, we also
provide all supporting CHW kernels – depthwise convolutions,
global average pooling and a 3 × 3 stride-2 dense convolution
that takes the standard HWC format as input and outputs CHW –
necessary for running all three generations of models. While we
provide high performance versions of these kernels, we do not de-
tail them here; they are also available as part of XNNPACK [30].
Times for these kernels are included in end-to-end measurements.
3.4 WebAssembly
In some settings it is useful to run inference (and even training)
of deep neural networks directly in web browsers. This is sup-
ported now by multiple frameworks including WebDNN [14],
Tensorflow.js [39] and Webml-polyfill [19]. Frameworks gener-
ally support using WebAssembly (Wasm) [11] to run on CPUs
or WebGL to run on GPUs. In this work we target web assem-
bly backends and show that sparse vision networks significantly
outperform their dense counterparts in this setting. In this setting
our kernel decomposition strategy is similar, however due to cur-
rent lack of vectorization support in Wasm, they are converted to
scalar instructions. Due to the smaller register file, we find that
unrolling by 8 instead of 16 is optimal. Scalar versions of all
kernels are also provided as part of XNNPACK [30].
4 Results
In the main text we mainly include plots for MBv1 and MBv2
due to space limitations. EfficientNets generally follow the same
trends as MBv2 models, plots for EfficientNet can be found in
the supplementary material. Table 1 contains the main results
comparing inference times for models achieving approximately
the same top-1.
To breakdown the end-to-end results, first we reveal perfor-
mance results for our SpMM kernels, then we show how the net-
works respond to sparsity and then finally how we combined this
information to find the models with the lowest inference time.
4.1 ARM Kernel Performance
We use Ruy [21], the current TensorFlow Lite ARM64 backend
written largely in hand-coded assembly, as the dense baseline.
For a sparse baseline we use the kernel generated by the TACO
compiler [23]. We present results by plotting the FLOPs achieved
at each layer in the model, with increasing depth to the right in
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Model Width Top-1 Mega Mega Time Time Time
FLOPs Params SD835 SD670 Wasm
MBv1
Dense 1.0 70.9 1120 4.30 125 106 271
Sparse 1.4 72.0 268 2.28 58 64 97
MBv1
Dense .75 68.4 636 2.59 73 64 170
Sparse 1.0 68.4 146 1.48 31 34 56
MBv1
Dense .5 63.3 290 1.34 36 33 96
Sparse .75 64.4 90 1.30 21 21 36
MBv2
Dense 1.4 75.0 1110 6.06 150 129 319
Sparse 2.0 74.5 406 4.24 93 91 155
Sparse* 1.8 74.9 411 4.13 102 108 155
MBv2
Dense 1.0 71.8 580 3.47 83 74 197
Sparse 1.4 72.0 220 2.68 54 53 95
MBv2
Dense .75 69.8 375 2.61 64 57 154
Sparse 1.15 70.2 165 2.11 40 39 74
CA Sparse‡ 1.0 69.7 119 1.73 33 35 -
MBv2
Dense .5 65.4 182 2.05 33 30 92
Sparse .80 65.2 90 1.66 26 24 41
EN
Dense EN-b0 76.8 730 5.28 158 148 -
Sparse EN-b1 76.7 220 3.07 110 118 -
Table 1: Comparison of dense and sparse model sizes, flops, and inference speeds. All input image sizes are 224x224. Sparse MBv1
models are 90% sparse in every layer, Sparse MBv2 models are 85% sparse. In sparse MBv1 models, layer 12 uses a block size
of 4. This is almost as efficient as the models in 4.3 and matches the top-1 scores of the dense models more closely. In sparse
MBv2 models, layers 11 and onward use a block size of 2. The finally fully connected layer in all models is dense. All times are in
milliseconds. Dense times on ARM are measured using TensorFlow Lite. Web Assembly results are measured on an Intel W-2135,
dense times use Intel’s webml-polyfill [19] library†. Sparse parameter counts include the overhead of sparsity storage as a bitmask
for each sparse layer. EN-b1 is 85% sparse and unstructured, final FC layer is sparse.
*This model is 80% sparse in all layers (except final fully-connected) and uses a block size of 1 everywhere.
‡ This is the cache aware MBv2 architecture described in section 4.4. It uses a block size of 1 throughout.
†We also tried WebDNN [14], but it does not support some operations necessary to run MobileNet and EfficientNet models.
figure 4. For MBv1 we use a width multiplier of 1.4 and 90%
sparse and for MBV2 we use a width multiplier of 1.4 and 85%
sparse as these configurations approximately match the top-1 ac-
curacy of the width 1 dense models. The kernel variants that pro-
cess 16 spatial locations at a time (e.g. 16x1, etc.) are the highest
performing and all reported numbers are from these kernel vari-
ants. TACO results should be compared with the 16x1 kernels.
The raw performance of the sparse kernels falls in the range
of 40–90% of the dense kernels. And as they must do much less
work, when taking the sparsity of the layer into account, the ef-
fective FLOPs are in the 2–7× range. In MBv1 performance falls
significantly in the last two layers of the model when the num-
ber of channels (1024) causes the size of one “strip” of spatial
locations to exceed the size of the L1 cache. In MBv2 the saw-
tooth pattern is caused by the alternating expand and contract op-
erations. The performance is higher for the expand kernels due
to greater data reuse of each “strip” that is brought into the L1
cache. The performance of the contract operations drop signif-
icantly once the number of expanded channels in each residual
block exceeds the size of the L1 cache; a smaller drop is observed
when it exceeds the size of half of the L1 cache as this prevents
effective prefetching.
4.2 Model Performance
The hyper-parameters used to train MBv1 and MBv2 are listed
in table 2, they were found with a grid search on dense mod-
els with a width multiplier of 1.0 to reproduce the original re-
sults, which used RMSProp [44], with SGD with momentum.
The same hyper-parameters are used to train sparse models. This
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Figure 5: Effect of block size on top-1 accuracy. It only matters how many elements are in a block, the configuration is unimportant.
change allows us to match or exceed the reported accuracies with
only 38,000 iterations of training.
MBv1 MBv2
learning rate .35 ∗ 16 = 5.6 .24 ∗ 16 = 3.84
momentum 0.9 0.92
l2 coefficient 5e-5 4e-5
Table 2: Hyper-parameters for MBv1 and MBv2 training. Learn-
ing rates are specified in a reduced space and then multiplied by a
factor of 16 due to the batch size (4096). The learning rate sched-
ule is a linear ramp for the first 8 epochs to the maximum value
followed by step-wise decay at epochs 40, 75 and 95 by a factor
of ten.
The hyper-parameters used to train EfficientNet are largely un-
modified from their code release, with the exception of extending
training from 350 to 650 epochs and increasing the learning rate
decay exponent to .985 from .97 so that the learning rate decays
more slowly. These changes do not improve the dense baseline.
We induce sparsity in MBv1 and MBv2 by extending train-
ing by a factor (along with learning rate anchor points) of four,
we find this increases the performance of the sparse models, but
not the baselines. We start the sparsification process at iteration
7, 000 ∗ 4 = 28, 000 and stop at 28, 000 ∗ 4 = 112, 000 with
a pruning frequency of 2,000. For EfficientNet we start at iter-
ation 23,000 and end at iteration 105,000, also with a pruning
frequency of 2,000. See [49] for the meaning of these hyper-
parameters.
We train on the ImageNet [35] dataset with standard data aug-
mentation. Top-1 accuracies are reported on the validation set
with center single-crops.
To understand the effect of block size, we plot in figure 5 accu-
racy against flops for different block sizes. In these plots, every
sparse tensor in the network uses the same output channel block
size. The tradeoff for block sparsity only appears to involve how
many elements are in each block, and not their configuration. For
example, in MBv1, the 1 × 4, 4 × 1 and 2 × 2 curves all lie on
top of one another. The loss in accuracy due to blocking seems to
decrease slightly for larger width models.
To understand how the sparsity level affects the efficiency of
the models, we train models at 70%, 80% and 90% unstructured
sparsity which is constant throughout the model. The results are
plotted in figure 6. MBv1 and MBv2 are more efficient the more
sparse they become, confirming that the results of [22] hold not
just for RNNs, but also for convolutional models as well.
In figure 1 we plot Top-1 accuracy vs. FLOPs for all three
generations of sparse and dense models. MobileNet v1 is 90%
sparse, the other models are 80% sparse. A sparse MBv1 ex-
ceeds MBv2 in terms of FLOP and parameter efficiency; a sparse
MBv2 matches EfficientNet in terms of FLOP and parameter effi-
ciency; and a sparse EfficientNet exceeds all other models in both
categories.
4.3 Model Design for Block Size
To design the models with the best top-1 accuracy vs. inference
time frontiers we make the following assumptions to reduce the
search space:
1. We leave the models themselves unchanged.
2. We induce the same level of sparsity in all 1×1 convolutions.
Then we do a search at width multiplier 1.4 over N models
when there are N residual blocks in a model. An x-axis loca-
tion of n corresponds to a model in which the first n residual
blocks are unstructured and the last N − n residual blocks have
an output channel block size of 4. We train each model, note its
top-1 accuracy and then measure its inference time. From this
we can calculate the ratio of inference time reduction relative to
a fully unstructured model and top-1 lost, which are plotted in
figure 7. We choose the model with the highest ratio and train
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Figure 7: Efficiency of models with layer N and onward blocked. The x-axis corresponds to turning that layer and all following layers
to block size 4, the prior layers are unstructured. The y-axis is the efficiency of making this change over an unstructured model given
as a ratio where the numerator is the speedup of changing the block(s) from unstructured to block size 4 and the denominator is the
decrease in top-1 accuracy that occurs by making this change.
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models at all widths with this choice. This amounts to making
layers 6 and deeper blocked in MBv1 models and layers 11 and
deeper blocked in MBv2.
4.4 Cache Aware Model Design
The sawtooth pattern in figure 4 is due to the large number of
channels during the contract phase causing the size of stripe to
exceed the size of the L1 cache. One possible solution, common
with dense kernels, would be to split the matrix into N pieces
such that each piece only accesses a number of channels that fit
within the cache. However, this introduces additional complexity
in the software – in the sparse case it would require repacking
the matrix, which isn’t required in the dense case. As another
possible solution we examine a simple modification to the MBv2
architecture to make it cache aware.
The inverted residual block introduced by MBv2 expands the
number of channels before the depthwise convolution and then re-
duces them afterwards. The expansion factor is fixed at 6 for all
layers. Once there are more than 512 channels after expansion,
the size of the 32Kb L1 cache is exceeded during contraction.
Additionally, once there are more than 256 channels after expan-
sion, the data exceeds half of the cache precluding effective use
of pre-fetching during contraction. To design an architecture that
is aware of these constraints we take MBv2 and increase the ex-
pansion factor of early layers while reducing the expansion factor
as the number of channels increases so that the number of ex-
panded channels still fits within approximately half of the cache
size. To compensate for the decrease in capacity this would oth-
erwise cause, we also increase the depth of the model by adding
one more layer with 32 channels, two more with 64 channels and
three more each with 96 and 160 channels. The final architecture
is in table 3.
Input Operation e c n s
2242 × 3 conv2d - 16 1 2
1122 × 16 Bottleneck 1 16 1 1
1122 × 16 Bottleneck 8 24 2 2
562 × 24 Bottleneck 8 32 4 2
282 × 32 Bottleneck 4 64 6 2
142 × 64 Bottleneck 3 96 6 1
72 × 96 Bottleneck 2 160 6 2
72 × 160 Bottleneck 2 320 1 1
72 × 320 conv2d 1x1 - 1280 1 1
72 × 1280 gavgpool - - 1 -
12 × 1280 conv2d 1x1 - k 1 -
Table 3: Architecture of cache aware MBv2 optimized for our
sparse kernels. Each block is repeated n times and contains c
channels that are expanded by a factor of e. The initial convolu-
tion in each block has stride s, all others have stride 1.
4.5 Wallclock Times
Table 1 contains the timings for running our sparse models on
a single big core of two different processors, a Snapdragon 835
and a Snapdragon 670. We compare them with MBv1 and MBv2
models from their official repositories [8, 9] run on the dense-
inference TF Lite framework with the standard Ruy backend.1
Model files for all sparse models in table 1 are available here.
Surprisingly, in the presence of sparsity MBv1 is approxi-
mately as efficient as MBV2 suggesting that a full Neural Ar-
chitecture Search [50, 26] will likely lead to even more efficient
models, which we leave to future work.
5 Conclusion
We demonstrate that for a constant computational budget, sparse
convolutional networks are more accurate than dense ones; this
corroborates the findings of [22], which demonstrated that for a
set number of floating-point operations, sparse RNNs are more
accurate than dense RNNs. We enable the use of weight spar-
sity to accelerate state-of-the-art convolutional networks by pro-
viding fast SpMM kernels along with all necessary supporting
kernels for ARM processors. On a Snapdragon 835 the sparse
networks we present in this paper outperform their dense equiva-
lents by 1.3− 2.4× in terms of wall clock time for a given top-1
accuracy while needing only≈ 66% as many parameters – equiv-
alent to approximately one entire generation of improvement. By
overturning the misconception that “sparsity is slow”, we hope to
open new avenues of research that would previously not be con-
sidered.
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Figure 8: MBv1 layer wise sparsities found with Variational
Dropout. The curve with the highest regularization coefficient
shows an interesting phenomena of collapse – the model is actu-
ally less sparse and with more uniformity than models with lower
regularization coefficients. The layer just before the final spatial
resolution decrease and channel doubling is preferred to be less
than those before and after. Early layers which have very few
parameters are less sparse than later layers.
A Comparison with Intel MKL
We also implement our scheme with AVX512 intrinsics to com-
pare with the Intel MKL. With minimal tuning we find that it
achieves a geometric mean speedup of 1.2× across all layers for
both MBv1 and MBv2 compared with the MKL. Results can be
found in figure 9.
B Non-Uniform Layerwise Sparsity with
Variational Dropout
Variational Dropout (see Molchanov et al. 2017) is a Bayesian
technique for inducing weight (or activation) sparsity in neural
networks. It does not outperform pruning (see Gale et al. 2019)
but it prunes globally, so it can induce non-uniform distributions
of sparsity across layers without manual intervention. Parameter
count and FLOP count do not have a 1:1 relationship in convolu-
tional models – removing parameters from layers when the spa-
tial dimension is large reduces the FLOP count by significantly
more than removing parameters from later layers when it is small.
Combined with the fact that later layers tend to have many more
parameters than early ones means that global pruning approaches
such as VD which operate under a parameter constraint find mod-
els which have many more FLOPs than techniques such as prun-
ing, which are generally used to induce near uniform sparsity in
the model, even if both models have the same number of param-
eters.
An additional practical difficulty with using VD to prune mod-
els is that one cannot specify a desired final sparsity directly. In-
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stead one must tune the weight of the KL penalty term so that
after training and thresholding the resulting model has the de-
sired sparsity. This makes finding a model with a desired sparsity
a time consuming process.
Despite these limitations, we nonetheless find it insightful to
examine the pattern of layer wise sparsity that is found by using
VD to prune MBv1, MBv2 and EfficientNet, with the hope of
using some of this knowledge when using magnitude pruning to
find even more efficient models.
Results for MBv1 can be found in figure 8 and results for
MBv2 and EfficientNet in figure 10. As expected under a global
parameter constraint, the layer wise sparsity increases with depth
as the number of parameters per layer grows. Interestingly, there
is a trend, especially evident in MBv2 and EN models, that lay-
ers containing a spatial downsampling and concomitant channel
increase should be less sparse than those before or after. We were
unable to take advantage of this information with hand tuning to
find more efficient architectures than those with uniform sparsity,
but it may provide a useful prior for a full architecture search.
C EfficientNet Plots
Figures 11 contain the plots showing how EfficientNet behaves
in the presence of blocks and for varying levels of sparsity. It
follows generally the same trend as the MobileNet models in the
main text. The difference is that sparsities above 80% do not
seem to lead to more efficient models.
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Figure 9: MBV1 (a) and MBv2 (b) achieved GFLOPs with increasing layer depth. Measurements taken on an Intel Xeon W-2135.
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Figure 10: MBv2 layer wise sparsities found with Variational Dropout. Generally, it is preferred to keep the expansion matrices
slightly less sparse than the contraction matrices. There is a general trend to keeping to early layers with few parameters less sparse
than later layers. Within that general trend layers where the spatial resolution decreases and the channel count increases are much
less sparse than would otherwise be expected.
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Figure 11: EfficientNet behavior with: (a) different block sizes and (b) different sparsity levels.
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